This paper presents an ultra-low-voltage operational transconductance amplifier (OTA) and Gm-C filter, both working with 0.3V single supply voltage. Using pseudo-differential structure, the common mode rejection is the main challenge in low voltage condition which is overcome by a new common mode feedback circuit. The OTA can be tuned through the gate terminal of body-driven PMOS input transistors. Post-layout simulation shows 23.4 dB differential gain and 47.4 dB CMRR at low frequencies. By changing the tune voltage from 50mV to 0V, the OTA's transconductance can be tuned from 7.9 to 17.4 µA/V . By applying input voltages up to 0.36 Vpp, the THD of output current remains less than -60 dB. The proposed OTA is employed to implement a tunable low-pass Gm-C filter. The cutoff frequency of Gm-C filter can be tuned from 1.13 to 1.9 MHz that makes it applicable in the multi-standard direct conversion receivers as channel selection filter. The power consumption of filter is 111.3 µW and its input referred voltage noise is 168.7 nV/ √ Hz, as results of post-layout simulations. The post-layout simulation shows the IIP3 of 8.5 dBm for the cutoff frequency of 1.9 MHz.
technologies must be designed to work with low supply voltage due to the reliability issues regarding the thinner gate oxide layer of transistors [3, 6, 7] . Operational transconductance amplifier (OTA) is a key building block of the analog parts of many circuits and systems [8] [9] [10] . The performance of OTA directly determines the overall performance of receivers' analog front-end parts such as voltage controlled oscillators, Gm-C filters, variable gain amplifiers and mixers [11] .
Using weakly inverted devices, body biased transistors, charge pump methods, floating gate transistors and pseudo-differential non-cascode structure are the main low-voltage design techniques [6, 12] . However, the mentioned techniques either degrade the performance of circuit or constrain the designers to employ special technologies. While subthreshold operation of devices slows down circuit and increases the area usage on chip, the body driven devices suffer from poor transconductance and large input capacitance [3, [13] [14] [15] . The charge pump technique may lead to reliability problems in some cases and low-voltage design using floating gate transistors is only feasible in doublepoly technologies [6, 16] .
The channel selection filter is an important building block of multi-standard direct conversion receivers which is responsible for rejecting unwanted signals from the desired channel. The Gm-C structure is frequently used to implement the channel selection filter as it makes low-power and high frequency operation. However compared to their active-RC counterparts, the Gm-C filters suffer from poor linearity due to the open-loop operation of Gm cells [17, 18] . Thus, the OTAs which are used in Gm-C filters should be designed to have high linearity and wide tunability, which both are hardly achievable under low-voltage condition.
In this paper a 0.3V single supply voltage OTA is designed, benefits lowpower highly linear operation and tuning capability. The OTA composed of body-driven pseudo-differential based transconductor core and a novel common mode feedback (CMFB) circuit. Using body-driven technique, the CMFB circuit senses the common mode voltage of output nodes and returns two feedback voltages to the bias network of transconductor to effectively stabilize the common mode voltage of output nodes. The OTA is employed to implement a tunable linear Gm-C filter. The cutoff frequency of proposed Gm-C filter is tunable from 1.13 to 1.9 MHz, thus can be utilized in the multi-standard direct conversion receivers. Monte Carlo simulation results show the robustness of proposed circuits against the fabrication errors and the post-layout simulation results show the good performance after appearing parasitic effects.
The rest of paper is organized as follows. In section 2 the subthreshold operation of body-driven MOS transistor is investigated. In section 3 the proposed OTA and its physical layout are given. The low-pass Gm-C filter design is presented in section 4. The simulation results are shown in section 5 and the section 6 concludes the paper.
Subthreshold operation of body-driven MOS transistor
When the gate-source voltage of MOS transistor drops below its threshold voltage, the channel becomes weakly inverted and diffusion current flows from drain to source. In low voltage designs where the supply voltage is less than the threshold voltage of transistors, the transistors inevitably works in the "subthreshold region". The I/V characteristic of subthreshold-mode transistor is given by [19] 
in which I S is the characteristic current dependent on the technological parameters, n is the weak inversion slope, k is Boltzmann constant, q is the charge of electron, T is temperature and other parameters have their usual meanings. The gate and body transconductance g m and g mb are obtained as [19] 
and
respectively, where I DS is the dc operating point current, v t is the thermal voltage of 26mV at room temperature, γ is the body effect coefficient, φ F is the Fermi potential and V SB is the dc value of source-body voltage. The later relation shows that the g mb increases at higher currents and lower values of V SB . The drain-source small-signal resistance is directly proportional to the length and inversely to the current (r ds ∝ L/I DS ), thus the intrinsic gain of transistor is proportional to L/ √ I DS . As the proposed 0.3V OTA is based on body-driven transistors, the transconductance g mb , drain-source resistance r ds and the intrinsic gain (g mb × r ds ) are evaluated in 0.13 µm CMOS technology for constant aspect ratio of 100 and different transistor lengths. Using test circuits in Fig. 1 , the g mb and r ds are simulated in four transistor lengths 0.13, 0.5, 1 and 2 µm and the results including the intrinsic gain are shown in Fig. 2 . According to relation (1), the current is only dependent on the aspect ratio, however, according to the simulation results it significantly reduces at length values close to the minimum feature size due to the second-order effects. Hence, the g mb in L=0.13µm case is much less than that in other lengths. With the exception of r ds in L=0.13µm which is higher than that of L=0.5µm due to the lower current in former one, the drain-source resistance increases when the transistor length increases. The intrinsic gain g mb × r ds accordingly is higher for larger values of transistor length.
Test circuits for simulation of (a) g mb and (b) r ds 3 Proposed 0.3 V OTA
OTA schematic
The proposed low-voltage OTA is shown in Fig. 3 . The transconductor core is composed of transistors M1 to M4 and the CMFB circuit is composed of M5 to M14. Using NWell technology, the input voltages are applied to the body terminals of PMOS transistors M1 and M2. In such a low-voltage condition, the body-driven technique seems to be the only solution for achieving rail-to-rail linear operation. The output nodes are connected to the body terminals of M5 and M6, where their common drain node senses the common mode (CM) voltage of output nodes. To effectively suppress the output CM voltage variations, the CM feedback is applied through two paths. First feedback voltage at node "cf1" is applied to the body terminals of M13 and M14. Using a body-driven source follower stage, the second feedback voltage is created at node "cf2" and is applied to the gates of M3 and M4. By this way, the output CM voltage would be stabilized at 0.15 V which is half of the supply voltage. The variation of output CM voltage that can be occurred either by the input CM voltage variation or by the fabrication errors will be compensated by the CMFB circuit action. For example when the output CM voltage becomes larger than 0.15V, the voltages of nodes "cf1" and "cf2" increase proportionally. Consequently the currents of M13 and M14 decrease and those of M3 and M4 increase such that to return the output CM voltage to 0.15V. 
Differential and common mode gains
The differential gain can be obtained as
where, R out = r ds1 ||r ds3 ||r ds13 . To achieve higher differential gain, the channel length of transistors M1 to M4 is set to 2µm. Regarding two CM feedback paths, the CM gain can be obtained as
A cf 1 and A cf 2 are the voltage gains from the output CM voltage to the feedback nodes "cf1" and "cf2" which are given by
To reduce the CM gain, the transistor M7 is added to the CMFB circuit to decrease the current of M8 and consequently decrease g m8 . Also, the length of transistors M9 and M10 is adopted to be 2µm to reduce the g ds9 and g ds10 .The aspect ratio of proposed OTA's transistors are given in table 1. 
Linearity and tunability performance
As an essential requirement, the proposed OTA should have tunable transconductance to be applicable in tunable Gm-C filters. The tuning mechanism is accomplished by applying the tune voltage to the gate node of input transistors M1 and M2. Referring to equations (2) and (3), the tune voltage changes the current of M1 and M2 and therefore changes the g m1,2 and g mb1,2 .
The first-to third-order coefficients of the power series that gives the current of body-driven subthreshold transistor as function of its source-body voltage can be obtained by partial differentiating of relation (1) . From which the output current flowing into the load from "outp" to "outn" is
The third-order harmonic distortion can be approximated to
Equation (9) shows that at larger values of V BS the HD3 is lower and the output current is more linear.
Noise performance
The thermal and flicker components of input referred voltage noise can be obtained as v 2 nth,in = 8kT γ g 2 mb1,2 g m1,2 + g m3,4 + g m13,14 
In relation (10) γ is the excess noise factor which is about n/2 in subthreshold region. In relation (11) K is a process-dependent constant and f is frequency. According to relation (10) the thermal noise can be decreased by increasing the body-transconductance of M1,2. There is a trade-off between the differential gain/noise and the common mode gain. The higher current of M1,2 and lower one for M13,14 results in higher g mb1,2 which leads to higher differential gain and lower thermal noise. However this also results in lower g mb13, 14 and therefore higher common mode gain regarding relation (5) . As a compromise between differential gain, noise and common mode gain the ratio of M1,2 current to that of M13,14 is considered to be about 10 to 3. In the case of flicker noise however, according to relation (11) it can be minimized by enlarging transistors. For differential gain requirements, the transistors' sizes are sufficiently large and therefore the flicker noise is negligible.
Phisical layout of proposed OTA
The layout of proposed OTA, prepared with 1P8M 0.13µm CMOS technology is shown in Fig. 4 . The area usage is about 46µm×78.5µm and two layers metal is used for interconnections. 
Gm-C Filter Design
The main features of proposed OTA are ultra-low-voltage, high linearity, tuning capability and high CMRR. However, as an important building block, its applicability to larger circuits should be investigated. For this purpose, the proposed OTA is employed to implement a third-order low-pass Gm-C filter. The filter is shown in Fig. 5 , in which Gm3 to Gm6 implement two floating inductors with the value of C i /g 2 m . The capacitors C1 and C2 are set to 0.5pF and C3 and Ci are adopted to be 0.2 and 0.6pF, respectively. Simulation results show that the cutoff frequency of filter can be tuned from 1.13 to 1.9 MHz by changing the tune voltage from 0 to 50 mV. The layout of filter is shown in Fig. 6 in which the MIMCAP is used for all capacitors. The area usage of filter is 247µm×155µm. Post-layout simulation of transconductance versus differential input voltage.
Simulation results

OTA simulation results
The proposed OTA is post-layout simulated in 0.13µm CMOS technology. Under 0.3 V single supply voltage, the power consumption of OTA is 17.9 µW. The OTA's transconductance is simulated versus the differential input voltage at six tuning conditions and the results are shown in Fig. 7 . According to these results, by changing the tune voltage from 50 mV to 0 V, the G m can be tuned from 7.9 to 17.4 µA/V. The flat curves up to about 0.3 Vpp input voltage show the high linearity of proposed OTA for rail-to-rail input voltage. By connecting 5pF capacitance load between output terminals, the magnitude of differential output voltage is simulated and shown in Fig. 8 . The results show 23.4 dB dc gain, and 1.04 MHz unity gain bandwidth (UGBW). As shown in Fig. 9 , the input referred voltage noise is 35.3 nV / (Hz) at 100 kHz.
The THD of OTA's output current is simulated for various input voltage amplitudes and the result is shown in Fig. 10 . The THD values are less than -58 dB for input voltages up to 0.4 Vpp. The post-layout simulation results are summarized in table 2.
To evaluate the performance of proposed OTA against the fabrication errors, the Monte Carlo simulations are performed for the main features of OTA under standard process and mismatch errors. By applying a 0.2Vpp input voltage at 100 kHz to the OTA which is tuned at highest transconductance, the THD of output current is simulated 100 times and the histogram plot of results is shown in Fig. 11 . The mean and the standard deviation of samples are -68 and 2.4 dB, respectively, that show the robustness of circuit against the Fig. 8 Post-layout simulation of magnitude of differential output voltage. fabrication errors. The Monte Carlo simulation results of DC gain, UGBW, common mode gain and CMRR are given in table 3.
Gm-C filter simulation results
The post-layout simulation result of magnitude response of Gm-C filter is shown in Fig. 12 . The tune voltage is changed from 0 to 30 mV through which the cutoff frequency is tuned from 1.13 to 1.9 MHz. Because of parasitic resistances effects, the pass-band gain is decreased in post-layout simulation. The main properties of proposed filter are summarized in table 4. The postlayout IIP3 simulation result is shown in Fig. 13 . The IIP3 is simulated by applying 100 kHz two-tone input voltage. For the cutoff frequency of 1.9MHz, the IIP3 is as high as 8.5dBm that shows the high linearity of filter.
Comparison with similar works
In table 5, the post-layout simulation results of proposed OTA are compared with some previously presented low-voltage designs. Under 0.3V supply voltage, the proposed OTA achieves tuning capability which makes it applicable in tunable circuits. Other advantages of proposed OTA are low-power operation, 
Conclusion
In this paper a novel ultra-low-voltage OTA was proposed in 0.13µm CMOS technology. The OTA works with 0.3 V supply voltage and consumes 17.9 µW according to post-layout simulation results. The transconductor's core is based on body-driven pseudo-differential structure in which the transconductance can be tuned through the gate terminal of input PMOS transistors. Although the common mode rejection is a challenging task in such a low voltage condition, the common mode feedback is efficiently applied through two paths such that the dc CMRR is increased to 47.4 dB. By changing the tune voltage from 0 to 50 mV, the OTA's transconductance varies from 17.4 to 7.9 µA/V . By applying the input voltages up to 0.36 Vpp, the THD still remains below -60 dB. A third-order low-pass Gm-C filter is designed using the proposed OTA, which consumes 111.3 µW under 0.3 V supply voltage. The cutoff frequency of filter is tunable from 1.13 to 1.9 MHz that makes it suitable for multi-standard direct conversion receivers. The IIP3 of filter is simulated to be 8.5 dBm at 1.9 MHz cutoff frequency. Fig. 1 Test circuits for simulation of (a) g mb and (b) r ds Fig. 2 g mb , r ds and intrinsic gain (g mb × r ds ) for PMOS transistor operating at 0.3 V with four length values. Fig. 3 Proposed OTA. Fig. 4 Layout of proposed OTA. Fig. 5 Third-order low-pass Gm-C filter. Fig. 6 Filter layout. Fig. 7 Post-layout simulation of transconductance versus differential input voltage. Fig. 8 Post-layout simulation of magnitude of differential output voltage. Fig. 9 Post-layout simulation of input referred voltage noise. Fig. 10 Post-layout simulation of THD of OTA's output current. Fig. 11 Monte Carlo simulation results of OTA's THD. Fig. 12 Post-layout simulation of magnitude response of Gm-C filter. Fig. 13 Post-layout simulation of filter's IIP3. Table 1 Aspect ratio of transistors. Table 2 Simulation results of proposed OTA. Table 3 Monte Carlo simulation results for 100 runs. Table 4 Main properties of proposed Gm-C filter. Table 5 Proposed OTA post-layout simulation results, compared with similar works in literatures.
